Описание

This book provides a deeper understanding of the meaning of the enhancements contained in the new SystemVerilog 1800-2009 LRM. In particular, it discusses the context of practical deployment in hardware design projects. The material also addresses language implementation alternatives and their impact on simulation performance as well as the ability to debug them in simulation and formal verification environments. The underlying performance issues are illustrated for practical examples drawn from the author's experience.

Отзывы ( 0 )
Раз в месяц дарим подарки самому активному читателю.
Оставляйте больше отзывов, и мы наградим вас!
Цитаты (0)
Вы можете первыми опубликовать цитату

Топ